Mar
21
March 21, 2016 | Comments Off on IC Packaging Design/Analysis Solution offers all necessary tools.
Focused on advanced Fan-Out Wafer-Level Chip Scale Packaging (WLCSP) and 2.5D interposer-based designs, IC packaging design and analysis solution includes Cadence® OrbitIO™ Interconnect Designer, Cadence System-in-Package (SiP) Layout, and Cadence Physical Verification System (PVS). Capabilities enable multi-substrate interconnect pathway design, refinement, implementation and manufacturing verification and signoff spanning die I/O pad rings through IC package to system PCB.